

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

DATE MAILED: 02/25/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
08/992,222	12/17/1997	WILLIAM A. HOBBS	INPA:056	3574
7:	590 02/25/2003			
WILLIAM W. KIDD BLAKELY, SOKOLOFF TAYLOR & ZAFMAN, LLP 12400 WILSHIRE BLVD., 7TH FLOOR LOS ANGELES, CA 90025			EXAMINER	
			JEAN, FRANTZ B	
			ART UNIT	PAPER NUMBER
	-,		2155	

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)				
	08/992,222	HOBBS ET AL.				
Office Action Summary	Examiner	Art Unit				
	Frantz B. Jean	2155				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period who failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	66(a). In no event, however, may a rep within the statutory minimum of thirty (rill apply and will expire SIX (6) MONTh cause the application to become ABAI	ly be timely filed 30) days will be considered timely. IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
	December 2002					
· · · · · · · · · · · · · · · · · · ·						
,	s action is non-final.	and the second s				
3) Since this application is in condition for allowa closed in accordance with the practice under I Disposition of Claims						
4)⊠ Claim(s) <u>55-84</u> is/are pending in the application	n.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>55-84</u> is/are rejected.						
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the		• •				
11) The proposed drawing correction filed on		approved by the Examiner.				
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
_	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) The translation of the foreign language prov	visional application has bee	n received.				
15) Acknowledgment is made of a claim for domestic Attachment(s)	c priority under 35 U.S.C. §	g i∠u and/or i∠i.				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Info	mmary (PTO-413) Paper No(s) ormal Patent Application (PTO-152)				

Art Unit: 2155

1. This office action is in response to the RCE and amendment filed on 12/10/2002. Claims 1-54 have been canceled. New claims 55-84 have been added.

Claim Rejections - 35 USC º 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the. invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 55-59, 62, and 66-84 are rejected under 35 U.S.C. 103(a) as being obvious over Gates (5,701,409) in view of Carlsson et al (US# 4,053,947).
- 4. As for claims 55, 57-59, 62, Gates teaches a system comprising a connector to couple the system to a bus; an instruction memory to store a plurality of bus stimuli instructions (see abstract) that represent a predefined sequence of bus transactions, wherein each transaction has a plurality of transaction phases; and one or more phase generators coupled between the connector and the instruction memory, the one or more phase generators to receive the plurality of bus stimuli instructions from the instruction memory and to provide a plurality of signals on the bus

Page 3

Art Unit: 2155

that represent the predefined sequence of bus transactions. However, Gates fails to teach storing more than one command.

Official Notice is taken with regards to the storing of multiple commands in an instruction memory for the purpose of speeding up the time needed to process instructions. It would have been obvious, to a person of ordinary skill in the art at the time the invention was made to use an instruction memory for multiple instruction, in Gates, to speed LIP processing. Gates discloses all of the claimed limitations above except the use of multiple transaction phases. Carlsson discloses a method for using multiple transaction phases in a related art to increase processing time and simplify a system. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Gates, to include multiple phase transactions, as taught by Carlsson, to increase processing time and simplify a system.

- 5. As per claim 56, Gates implicitly teaches a high level language.
- 6. As per claims 66-70, and 72-74, Gates teaches a system comprising a connector to couple the system to a bus; an instruction memory to store a plurality of bus stimuli instructions (see abstract) that represent a predefined sequence of bus transactions, wherein each transaction has a plurality of transaction phases; and one or more phase generators coupled between the connector and the instruction memory, the one or more phase generators to receive the plurality of bus stimuli instructions from the instruction memory and to provide a plurality of signals on the bus that represent the predefined sequence of bus transactions; furthermore, Gates teaches a control portion and a data portion (col. 5 lines 27-45); therefore, Gates implicitly teaches a control logic

Page 4

Art Unit: 2155

that includes a flow logic device and also, implicitly teaches a phase engine that includes logic level translation device. In addition, it is implicitly seen that a plurality of phase engines are included in Gates since a PCI bus includes theses phases; also, Gates teaches a data memory coupled to the data portion and the data portion receives data from the bus (col. 5 lines 27-45). Moreover, it is inherently seen that the IC (phase generator) can also receive signals from the bus and phase generator that includes one digital logic device responsive to the instructions and one phase engine for controlling timing are taught by Gates (abstract; col. 2, lines 40-45). However, Gates doesn't teach that the instruction has a predefined length. Official Notice is taken that instruction of predefined lengths are well known in the art. It would have been obvious to a person of ordinary skill in the art, at the time of the invention, to have used instruction of any length because they are only a matter of computer design. Furthermore, Gates fails to teach storing more than one command.

Official Notice is taken with regards to the storing of multiple commands in an instruction memory for the purpose of speeding up the time needed to process instructions. It would have been obvious, to a person of ordinary skill in the art at the time the invention was made to use an instruction memory for multiple instruction, in Gates, to speed LIP processing. Gates discloses all of the claimed limitations above except the use of multiple transaction phases. Carlsson discloses a method for using multiple transaction phases in a related art to increase processing time and simplify a system. It would have been obvious to a person of ordinary skill in the art at the time

Page 5

Art Unit: 2155

the invention was made to modify Gates, to include multiple phase transactions, as taught by Carlsson, to increase processing time and simplify a system.

- 7. As per claim 71, Gates implicitly teaches a high level language.
- 8. Regarding claims 75-84, the rejection above covers all the claimed limitations disclosed in these claims.
- 9. Claims 60-61, 63-65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gates (5,701,409).
- 10. As per claims 60-61, Gates implicitly teaches the instruction comprises an instruction word (col. 2, lines 40-45). Gates doesn't teach that the instruction word has a predefined length. Official Notice is taken that instruction words of predefined lengths are well known in the art. It would have been obvious to a person of ordinary skill in the art, at the time of the invention, to have used instruction words of any length because they are only a matter of computer design.
- 11. As for claims 63-65, Gates doesn't teach what the digital logic device comprises.

 Official Notice is taken that FPGA's and ASIC's are well known in the art. It would have been obvious to a person of ordinary skill in the art, at the time of the invention, to have used instruction words of any length because they are only a matter of computer design.
- 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Frantz B. Jean whose telephone number is (703) 305-3970. The examiner can normally be reached on Monday thru Friday from 8:30 to 6:00.

Art Unit: 2155

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Ayaz R. Sheikh, can be reached on (703) 305-9648. The fax phone numbers for this Group are

(703) 746-7238 for After-Final, (703) 746-7239 for Official, and (703) 746-7240 for Non-

Official/Draft.

Communications via Internet e-mail regarding this application, other than those under 35

U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be

addressed to [Ayaz.Sheikh@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO

employees do not engage in Internet communications where there exists a possibility that sensitive

information could be identified or exchanged unless the record includes a properly signed express

waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the

Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on

February 25, 1997 at 1195 OG 89.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Frantz B. Jean

February 19, 2003

Page 6

FBJ/